

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/558,090 11/23/2005		Jose de Jesus Pineda De Gyvez	NL 030629	3397	
65913 NXP, B.V.	7590 08/24/200	7	EXAMINER		
NXP INTELLECTUAL PROPERTY DEPARTMENT			BAE, JI H		
M/S41-SJ 1109 MCKAY DRIVE		ART UNIT	PAPER NUMBER		
SAN JOSE, CA 95131			2115		
			NOTIFICATION DATE	DELIVERY MODE	
			09/24/2007	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

			T 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	⋞		
		Application No.	Applicant(s)			
		10/558,090	PINEDA DE GYVEZ ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Ji H. Bae	2115			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the o	correspondence address			
A SH WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)	Responsive to communication(s) filed on 16 Ju	ılv 2007.				
2a)☐	<u> </u>					
3)	Since this application is in condition for allowar	nce except for formal matters, pro	osecution as to the merits is			
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.			
Disposit	ion of Claims					
5) <u></u> 6)⊠	Claim(s) 1-6 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-6 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or					
Applicat	ion Papers					
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) accomplicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. Se iion is required if the drawing(s) is ob	e 37 CFR 1.85(a). ijected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119	·				
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage			
Attachmer	nt(s) ce of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO-413)			
2) Notion (3) Infor	ce of Neterchees Ched (170-092) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate			

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 16 July 2007 has been entered.

Response to Arguments

Applicant's arguments filed on 16 July 2007 have been fully considered but they are not persuasive.

Applicant has amended the independent claims to recite circuitry for providing analog control signals in response to monitoring the input and output signals of sequential logic elements, and means for producing a combined analog control signal from a plurality of individual analog control signals [independent claims 1 and 6].

The examiner does not find applicant's amendments to be sufficient to define over the prior art. To the extent that all digital signals are inherently analog, the teachings of Elappuparackal sufficiently anticipate the claimed invention. Specifically, while the examiner recognizes that the monitoring circuitry of Elappuparackal is comprised of digital logic gates, the signals output by the gates are inherently analog in that the signals are comprised of voltage and/or currents that change continuously over a period of time. A digital value for an analog signal is merely an abstraction of the voltage/current level of the signal, wherein a value of 1 or 0 is assigned to an analog voltage/current depending on its relation to a predetermined high/low threshold.

Application/Control Number: 10/558,090

Art Unit: 2115

Additionally, the examiner wishes to note that it is unclear what analog control signals are being claimed by the applicant. Applicant's disclosure teaches that the monitoring circuitry is comprised of logic gates and/or transistors that output *digital* values for the control signal [Fig. 2-4, tables 1 and 2, pp. 7-8 of originally filed specification].

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 2, 5, and 6 are rejected under 35 U.S.C. 102(e) as being anticipated by Elappuparackal, U.S. Patent No. 6,822,478 B2.

Regarding claim 1, Elappuparackal teaches an electronic circuit [Fig. 5] comprising:

a plurality of sequential logic elements [flip-flops 40-43] comprising:

at least one clock terminal for receiving a clock signal [clk];

at least one input terminal for receiving an input signal [Din(0...3)];

at least one output terminal for providing an output signal [Q];

circuitry for respective ones of the plurality of sequential logic elements for monitoring respective ones of said input and output signals [XOR gates 140-143] to provide respective control signals in response thereto [outputs of XOR gates 140-143];

Application/Control Number: 10/558,090

Art Unit: 2115

and means for combining said respective control signals to form a combined control signal [OR gates 45-47, clock logic 102] and controlling a power consumption of the electronic circuit in response to said combined control signal [GCLK, col. 2, lines 1-9, col. 3, lines 40-46, col. 4, lines 5-11, col. 5, line 39 to col. 6, line 21].

Regarding claim 2, Elappuparackal teaches that the circuit is controlled at a rate determined by the clock signal.

Regarding claim 5, Elappuparackal teaches an apparatus that includes the circuit [col. 8, lines 29-37].

Regarding claim 6, Elappuparackal teaches the circuit of claim 1, and also the method implemented by the claimed circuit.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3 and 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Elappuparackal in view of Gasztonyi, U.S. Patent No. 5,339,445.

Regarding claims 3 and 4, Elappuparackal discloses the circuit of claim 1, but does not teach the provision of information related to future power consumption based on past logical events.

Gasztonyi discloses a computer system that compiles a history of the utilization of various assets within the computer system. Based on the history, the system predictively activates/deactivates the assets [col. 3, line 64 to col. 4, line 9].

Art Unit: 2115

It would have been obvious to one of ordinary skill in the art to combine the teachings of Elappuparackal and Gasztonyi by applying the predictive power controlling method of Gasztonyi in the system of Elappuparackal. Both Elappuparackal and Gasztonyi are concerned with reducing power consumption in computer system. Elappuparackal teaches that the circuit may be implemented in the context of a microprocessor-based system [col. 6, lines 51-61]. The teachings of the Gasztonyi would improve the microprocessor-based system of Elappuparackal by allowing predictive control of the power supplying function, thus reducing power consumption, while at the same time preventing waiting time for the assets to be fully powered [Gasztonyi, col. 4, lines 6-9].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ji H. Bae whose telephone number is 571-272-7181. The examiner can normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/558,090 Page 6

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ji H. Bae Patent Examiner Art Unit 2115 U.S. Patent and Trademark Office 571-272-7181 ji.bae@uspto.gov

> THOMAS LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100